Wednesday, 29 July 2009

high voltage power tests


First initial power test is done now without having any of the low voltage components on the board for safety reasons. All 12 outlet points work as it should be without any high voltage leaks through the board raster layer. The raster layer is used to better conduct the heat dissipation on the board when having high current loads on the triacs. It also gives a special effect to the surface outer view of course. The triac trigger was manually provided by means of a 3V dc voltage - (through a current limiting resistor on the pcb) - connected to the optocoupler.

Test labo :


As we provided 12 small lamps (40W) for our test here so we will also introduce 12 mini buttons to connect the input connectors. We need these buttons to complete our integration test. Now we can safely continue in putting the cortexes and others low voltage components on the board. When that is ready the first integration tests can be done using my code described in my previous blog.

The shining continues !



No comments:

Post a Comment