This blog will cover the design progress of the PCB. You will see the initial ideas growing towards the final design. ( PCB desgin is done by R. Suy he can be contacted manes6969 at telenet dot be )
Thursday, 6 August 2009
jtag testing
At the moment we do the first testing with raisonance JTAG interface:
No comments:
Post a Comment